_						SOM			
	Туре	L #	Hits	Search Text	DBs	Time Stamp	Comments	E r r o r D e f i n i t i o	E
1	BRS	L1	68	gate and interlayer and barrier and seed and capacitor	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/09/08 22:12		n	0
2	BRS	L2	1	gate and interlayer and via with barrier with seed and capacitor	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/09/08 22:14			0
3	BRS	L3	2	dram and interlayer and via with barrier with seed and capacitor	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/09/08 22:18			0
4	BRS	L4	Ο	source and drain and memory and interlayer and via with barrier and seed with electrode and capacitor	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/09/08 22:20			О
5	BRS	L5	13	memory and plug with barrier and seed with	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/09/08 22:39			0

09/09/2002, EAST Version: 1.03.0002

	Туре	L #	Hits	Search Text	DBs	Time Stamp	Comments	D e	E r
6	BRS	L6	0	memory and plug	EPO; JPO; DERWENT;	2002/09/08 22:40		n	0
7	BRS	L7	6	source and drain and memory and plug with barrier and seed adj3 electrode and capacitor	EPO; JPO; DERWENT;	2002/09/08 22:40			Ο

	Туре	Hits	Search Text	DBs	Time Stamp	Comment	Error Definition	Errors
1	BRS	0	mos with interlayer and barrier with seed and capacitor	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/09/08 00:36	S		0
2	BRS	0	mos with interlayer and barrier and seed and capacitor	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/09/08 00:37			0
3	BRS	1	mos and interlayer and barrier and seed and capacitor	EPO; JPO;	2002/09/08 00:48			0
4	BRS	11	gate and interlayer and barrier with seed and capacitor	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/09/08 00:49			0
5	BRS	68	gate and interlayer and barrier and seed and capacitor	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2002/09/08 21:43			0